Look back at the adder schematic. The sum is a simple XOR gate and the carry is an AND gate. I can express that in Verilog, if I want to, like this: assign carry=inA&inB; assign sum=inA^inB; ...